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With the fast development of digital integrated circuits and high-speed signal 
process systems, high-speed analog-to-digital converters (ADC) are widely applied to 
hard disk driver, digital communication, and etc. The folding and interpolating ADC 
structure has lower-power, smaller chip area than other ADC structures with the same 
speed. This dissertation focuses on designing circuit modules of an 8-bit 250MS/s 
sampling rate folding and interpolating ADC。 
In this paper，the architecture of the folding and interpolating ADC is analyzed at 
first. Then the basic theories and design methods of each functional module in folding 
and interpolating ADC are studied as well. Fully-differential folding circuit and 
averaging resistor network are designed for reducing System noise. Optimizing 
resistor interpolating network can reduce the circuit area and power. A reference 
voltage source with operational amplifier's the negative feedback is designed to 
eliminate the negative influences on accuracy of ADC caused by the common mode 
range of the input signal. Other circuits are also designed for the ADC, such as 
sample-and-hold circuit, comparator and digital encoder.  
All functional circuit modules are simulated in 2.5V supply voltage. The gain of 
folding circuit pre-amplifier is 13.45dB, and gain-bandwidth product can reach 
2.56GHz. The maximum deviation of the zero crossing point of the folding circuit is 
0.6mV, which is less than 0.5LSB, and it can satisfy the design requirements of the 8 
bit folding and interpolating circuit with 800mV reference voltage. -3dB bandwidth of 
sample and hold circuit is 2.27GHz, which meets the requirements of input signal 
bandwidth of the high-speed conversion. High-speed latch comparator regeneration 
time constant that can be able to meet the requirements of the comparator for 
high-speed ADC performance is about 10.32ps. In the end of the result, simulation 
results show that the design of folding and interpolating ADC can convert analog 
signal to digital signal and there is no missing codes. 
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成为 ADC 发展的必然的趋势。目前，高速 ADC 的实现主要有两种结构：全并
行（Flash）结构和折叠内插式结构。在各种结构的 ADC 中速度最快、延迟最小
的 ADC 结构是全并行（Flash）ADC，但它存在严重缺陷，即比较器数目 M 和
分辨率 N 呈指数关系，这种缺陷使得整个 ADC 面积和功耗随分辨率 N 增加而急
剧上升，这使得应用全并行的结构不能实现较高分辨率的模数转换器。折叠内插
式结构有效的解决了全并行 ADC 的缺陷。这种 ADC 的结构能在不降低 ADC 速
度的前提下减少面积和功耗。基于折叠内插结构的这些优点，它将是高速 ADC
设计的一个优良的选择，因此，对折叠内插式结构的研究很有必要。所以，本文













信号被送入到 ADC 中转化为可以被 DSP 处理的数字信号进行数字传输和处
理。一般情况下，由于 ADC 速度的限制，接收功率放大器接收信号后需要
经过下变频将信号变换为 ADC 能够处理的低频信号。超高速 ADC 的出现使
得接收系统中不再需要下变频电路，从而减少了成本。射频收发系统中往往
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